

Computer Architecture: Y86-64 Sequential Implementation

CSci 2021: Machine Architecture and Organization
October 31st, 2018

Your instructor: Stephen McCamant

Based on slides originally by:
Randy Bryant and Dave O'Hallaron

- 1 -

CS:APP3e

Y86-64 Instruction Set


Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmoveXX rA, rB	2	fn	rA	rB						
irmovq V, rB	3	0	F	rB	V					
rmmovq rA, D(rB)	4	0	rA	rB	D					
mrmovq D(rB), rA	5	0	rA	rB	D					
OPq rA, rB	6	fn	rA	rB						
jXX Dest	7	fn			Dest					
call Dest	8	0			Dest					
ret	9	0								
pushq rA	A	0	rA	S						
popq rA	B	0	rA	S						

CS:APP3e

Building Blocks


Combinational Logic

- Compute Boolean functions of inputs
- Continuously respond to input changes
- Operate on data and implement control



Storage Elements

- Store bits
- Addressable memories
- Non-addressable registers
- Loaded only as clock rises



- 6 -

CS:APP3e

Hardware Control Language

- Very simple hardware description language
- Can only express limited aspects of hardware operation
 - Parts we want to explore and modify

Data Types

- bool: Boolean
 - a, b, c, ...
- int: words
 - A, B, C, ...
 - Does not specify word size--bytes, 32-bit words, ...

Statements

- bool a = bool-expr ;
- int A = int-expr ;

- 7 -

CS:APP3e

HCL Operations

- Classify by type of value returned

Boolean Expressions

- Logic Operations
 - a && b, a || b, !a
- Word Comparisons
 - A == B, A != B, A < B, A <= B, A >= B, A > B
- Set Membership
 - A in { B, C, D }
 - Same as A == B || A == C || A == D

Word Expressions

- Case expressions
 - [a : A; b : B; c : C]
 - Evaluate test expressions a, b, c, ... in sequence
 - Return word expression A, B, C, ... for first successful test

- 8 -

CS:APP3e

SEQ Hardware Structure


State

- Program counter register (PC)
- Condition code register (CC)
- Register File
- Memories
 - Access same memory space
 - Data: for reading/writing program data
 - Instruction: for reading instructions

Instruction Flow

- Read instruction at address specified by PC
- Process through stages
- Update program counter

- 9 -



SEQ Stages

Fetch

- Read instruction from instruction memory

Decode

- Read program registers

Execute

- Compute value or address

Memory

- Read or write data


Write Back

- Write program registers


PC

- Update program counter

- 10 -



Instruction Decoding



Instruction Format

- Instruction byte icode:ifun
- Optional register byte rA:rB
- Optional constant word valC

- 11 -

CS:APP3e

Executing Arith./Logical Operation



Fetch

- Read 2 bytes

Memory

- Do nothing

Decode

- Read operand registers

Write back

- Update register

Execute

- Perform operation
- Set condition codes

PC Update

- Increment PC by 2

- 12 -

CS:APP3e

Stage Computation: Arith/Log. Ops

Fetch	OPq rA, rB icode:ifun ← M _i [PC] rA:rB ← M _i [PC+1] valP ← PC+2
Decode	valA ← R[rA] valB ← R[rB]
Execute	valE ← valB OP valA Set CC
Memory	
Write back	R[rB] ← valE
PC update	PC ← valP

Read instruction byte
Read register byte

Compute next PC
Read operand A
Read operand B
Perform ALU operation
Set condition code register

Write back result


Update PC

- Formulate instruction execution as sequence of simple steps
- Use same general form for all instructions

- 13 -

CS:APP3e

Executing `xmmovq`



Fetch

- Read 10 bytes

Memory

- Write to memory

Decode

- Read operand registers

Write back

- Do nothing

Execute

- Compute effective address

PC Update

- Increment PC by 10

- 14 -

CS:APP3e

Stage Computation: `xmmovq`

Fetch	xmmovq rA, D(rB) icode:ifun ← M _i [PC] rA:rB ← M _i [PC+1] valC ← M _i [PC+2] valP ← PC+10
Decode	valA ← R[rA] valB ← R[rB]
Execute	valE ← valB + valC
Memory	M ₀ [valE] ← valA
Write back	
PC update	PC ← valP

Read instruction byte
Read register byte

Read displacement D
Compute next PC
Read operand A
Read operand B
Compute effective address

Write value to memory

Update PC

- Use ALU for address computation

- 15 -

CS:APP3e

Executing popq

`popq rA` 

	Fetch	Memory	Write back	PC Update
	■ Read 2 bytes	■ Read from old stack pointer		
Decode	■ Read stack pointer	■ Update stack pointer		
Execute	■ Increment stack pointer by 8	■ Write result to register		

- 16 -

CS:APP3e

Stage Computation: popq

	<code>popq rA</code>
Fetch	icode:ifun $\leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
Decode	$valA \leftarrow R[r_{\text{rsp}}]$ $valB \leftarrow R[r_{\text{rsp}}]$
Execute	$valE \leftarrow valB + 8$
Memory	$valM \leftarrow M_2[valA]$
Write back	$R[r_{\text{rsp}}] \leftarrow valE$ $R[rA] \leftarrow valM$
PC update	$PC \leftarrow valP$

■ Use ALU to increment stack pointer

■ Must update two registers

- Popped value
- New stack pointer

- 17 -

CS:APP3e

Executing Conditional Moves

`cmoveX rA, rB` 

	Fetch	Memory	Write back	PC Update
	■ Read 2 bytes	■ Do nothing		
Decode	■ Read operand registers	■ Update register (or not)		
Execute	■ If lcond, then set destination register to 0xF	■ Increment PC by 2		

- 18 -

CS:APP3e

Stage Computation: Cond. Move

	<code>cmoveXX rA, rB</code>
Fetch	icode:ifun $\leftarrow M_1[PC]$ $rA:rB \leftarrow M_1[PC+1]$ $valP \leftarrow PC+2$
Decode	$valA \leftarrow R[rA]$ $valB \leftarrow 0$
Execute	$valE \leftarrow valB + valA$ If ! Cond(CC,ifun) $rB \leftarrow 0xF$
Memory	
Write back	$R[rB] \leftarrow valE$
PC update	$PC \leftarrow valP$


■ Read register rA and pass through ALU

■ Cancel move by setting destination register to 0xF
• If condition codes & move condition indicate no move

- 19 -

CS:APP3e

Executing Jumps



	Fetch	Memory	Write back	PC Update
	■ Read 9 bytes	■ Do nothing		
	■ Increment PC by 9			
Decode	■ Do nothing	■ Do nothing		
Execute	■ Determine whether to take branch based on jump condition and condition codes	■ Set PC to Dest if branch taken or to incremented PC if not branch		

- 20 -

CS:APP3e

Stage Computation: Jumps

	<code>jXX Dest</code>
Fetch	icode:ifun $\leftarrow M_1[PC]$ $valC \leftarrow M_2[PC+1]$ $valP \leftarrow PC+9$
Decode	
Execute	$Cnd \leftarrow \text{Cond}(CC,ifun)$
Memory	
Write back	
PC update	$PC \leftarrow Cnd ? valC : valP$

■ Compute both addresses

■ Choose based on setting of condition codes and branch condition

- 21 -

CS:APP3e

Executing call

call Dest	<table border="1"><tr><td>8</td><td>0</td></tr></table>	8	0	Dest
8	0			
return:	<table border="1"><tr><td>xx</td><td>xx</td></tr></table>	xx	xx	
xx	xx			
target:	<table border="1"><tr><td>xx</td><td>xx</td></tr></table>	xx	xx	
xx	xx			

Fetch	Memory
■ Read 9 bytes	■ Write incremented PC to new value of stack pointer
■ Increment PC by 9	
Decode	Write back
■ Read stack pointer	■ Update stack pointer
Execute	PC Update
■ Decrement stack pointer by 8	■ Set PC to Dest

- 22 -

CS:APP3e

Stage Computation: call

call Dest	
Fetch	icode:ifun $\leftarrow M_1[PC]$
	valC $\leftarrow M_8[PC+1]$
	valP $\leftarrow PC+9$
Decode	valB $\leftarrow R[\%rsp]$
	valE $\leftarrow valB + -8$
Execute	valE $\leftarrow valB + -8$
Memory	$M_8[valE] \leftarrow valP$
Write back	$R[\%rsp] \leftarrow valE$
PC update	PC $\leftarrow valC$

- Use ALU to decrement stack pointer
- Store incremented PC

- 23 -

CS:APP3e

Executing ret

ret	<table border="1"><tr><td>9</td><td>0</td></tr></table>	9	0
9	0		
	return: <table border="1"><tr><td>xx</td><td>xx</td></tr></table>	xx	xx
xx	xx		

Fetch	Memory
■ Read 1 byte	■ Read return address from old stack pointer
Decode	Write back
■ Read stack pointer	■ Update stack pointer
Execute	PC Update
■ Increment stack pointer by 8	■ Set PC to return address

- 24 -

CS:APP3e

Stage Computation: ret

ret	
Fetch	icode:ifun $\leftarrow M_1[PC]$
	valA $\leftarrow R[\%rsp]$
	valB $\leftarrow R[\%rsp]$
Decode	valE $\leftarrow valB + 8$
Execute	valM $\leftarrow M_8[valA]$
Memory	$R[\%rsp] \leftarrow valE$
Write back	
PC update	PC $\leftarrow valM$

- Use ALU to increment stack pointer
- Read return address from memory

- 25 -

CS:APP3e

Computation Steps

Fetch	OPq rA, rB	
	icode:ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	Read instruction byte
	valC	Read register byte
	valP	[Read constant word]
	valP $\leftarrow PC+2$	Compute next PC
Decode	valA, srcA	Read operand A
	valB, srcB	Read operand B
	valB $\leftarrow R[rB]$	
Execute	valE	Perform ALU operation
	Cond code	Set/use cond. code reg
Memory	valM	[Memory read/write]
Write	dstE	Write back ALU result
back	dstM	[Write back memory result]
PC update	PC	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 26 -

CS:APP3e

Computation Steps

Fetch	call Dest	
	icode:ifun	icode:ifun $\leftarrow M_1[PC]$
	rA,rB	Read instruction byte
	valC	[Read register byte]
	valP	Read constant word
	valP	Compute next PC
Decode	valA, srcA	[Read operand A]
	valB, srcB	Read operand B
	valB $\leftarrow R[\%rsp]$	
Execute	valE	Perform ALU operation
	Cond code	[Set/use cond. code reg]
Memory	valM	Memory read/write
Write	dstE	Write back ALU result
back	dstM	[Write back memory result]
PC update	PC	Update PC

- All instructions follow same general pattern
- Differ in what gets computed on each step

- 27 -

CS:APP3e

Computed Values

Fetch

icode Instruction code
 ifun Instruction function
 rA Instr. Register A
 rB Instr. Register B
 valC Instruction constant
 valP Incremented PC

Decode

srcA Register ID A
 srcB Register ID B
 dstE Destination Register E
 dstM Destination Register M
 valA Register value A
 valB Register value B

Execute

- valE ALU result
- Cnd Branch/move flag
- Memory**
- valM Value from memory

- 28 -

CS:APP3e

SEQ Hardware


Key

- Blue boxes: predefined hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic
 - Describe in HCL
- White ovals: labels for signals
- Thick lines: 64-bit word values
- Thin lines: 4-8 bit values
- Dotted lines: 1-bit values

- 30 -

CS:APP3e

Fetch Logic




Predefined Blocks

- PC: Register containing PC
- Instruction memory: Read 10 bytes (PC to PC+9)
 - Signal invalid address
- Split: Divide instruction byte into icode and ifun
- Align: Get fields for rA, rB, and valC

- 31 -

CS:APP3e

Fetch Logic




Control Logic

- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

- 32 -

CS:APP3e

Fetch Control Logic in HCL



```

# Determine instruction code
int icode = [
    imem_error: INOP;
    1: imem_icode;
];

# Determine instruction function
int ifun = [
    imem_error: FNONE;
    1: imem_ifun;
];
  
```

- 33 -

CS:APP3e

Fetch Control Logic in HCL

halt	0 0
nop	1 0
cmovXX rA, rB	2 1n rA rB
irmov V, rB	3 0 B rB
rmovq rA, D(rB)	4 1 rA rB
rmovq D(rB), rA	5 1 rA rB
orq rA, rB	6 1n rA rB
jXX Dest	7 1n Dest
call Dest	8 1 Dest
ret	9 0
popq rA	10 1 rA F
popq rA	11 0 rA F

```

bool need_regids =
  icode in { IRRMOVQ, IOPQ, IPUSHQ, IPOPOQ,
             IIRMOVQ, IRMMOVQ, IMRMOVQ };

bool instr_valid = icode in
  { INOP, IHALT, IRRMOVQ, IRMMOVQ, IRMMOVQ, IMRMOVQ,
    IOPQ, IJXX, ICALL, IRET, IPUSHQ, IPOPOQ };
  
```


- 34 -

CS:APP3e

Decode Logic

Register File

- Read ports A, B
- Write ports E, M
- Addresses are register IDs or 15 (0xF) (no access)



Control Logic

- srcA, srcB: read port addresses
- dstE, dstM: write port addresses

Signals

- Cnd: Indicate whether or not to perform conditional move
 - Computed in Execute stage

- 35 -

CS:APP3e

A Source

Decode	$valA \leftarrow R[rA]$	Read operand A
	$cmovXX rA, rB$	
Decode	$valA \leftarrow R[rA]$	Read operand A
	$xmmovq rA, D(rB)$	
Decode	$valA \leftarrow R[rA]$	Read operand A
	$popq rA$	
Decode	$valA \leftarrow R[%rsp]$	Read stack pointer
	$jXX Dest$	No operand
Decode		No operand
	$call Dest$	No operand
Decode		No operand
	ret	
Decode	$valA \leftarrow R[%rsp]$	Read stack pointer

```

int srcA = [
    icode in { IRRMOVQ, IRMMOVQ, IOPQ, IPUSHQ } : rA;
    icode in { IPOPQ, IRET } : RSP;
    1 : RNONE; # Don't need register
];

```

- 36 -

CS:APP3e

E Destination

OPq rA, rB	Write-back	R[rB] $\leftarrow valE$	Write back result
cmovXX rA, rB			Conditionally write back result
Write-back	R[rB] $\leftarrow valE$		
xmmovq rA, D(rB)			None
Write-back			
popq rA			Update stack pointer
Write-back	R[%rsp] $\leftarrow valE$		
jXX Dest			None
Write-back			
call Dest			Update stack pointer
Write-back	R[%rsp] $\leftarrow valE$		
ret			Update stack pointer
Write-back	R[%rsp] $\leftarrow valE$		

```

int dstE = [
    icode in { IRRMOVQ } && Cnd : rB;
    icode in { IIRMOVQ, IOPQ } : rB;
    icode in { IPUSHQ, IPOPQ, ICALL, IRET } : RSP;
    1 : RNONE; # Don't write any register
];

```

CS:APP3e

ALU A Input

OPq rA, rB	Execute	$valE \leftarrow valB OP valA$	Perform ALU operation
cmovXX rA, rB	Execute	$valE \leftarrow 0 + valA$	Pass valA through ALU
xmmovq rA, D(rB)	Execute	$valE \leftarrow valB + valC$	Compute effective address
popq rA	Execute	$valE \leftarrow valB + 8$	Increment stack pointer
jXX Dest			No operation
call Dest			
Execute	$valE \leftarrow valB + -8$	Decrement stack pointer	
ret			
Execute	$valE \leftarrow valB + 8$	Increment stack pointer	

```

int aluA = [
    icode in { IRRMOVQ, IOPQ } : valA;
    icode in { IIRMOVQ, IRMMOVQ, IMRMOVQ } : valC;
    icode in { ICALL, IPUSHQ } : -8;
    icode in { IRET, IPOPQ } : 8;
    # Other instructions don't need ALU
];

```

- 39 -

CS:APP3e

Execute Logic

Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag

Control Logic

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?

- 38 -

CS:APP3e

ALU Operation

OPI rA, rB	Execute	$valE \leftarrow valB OP valA$	Perform ALU operation
cmovXX rA, rB	Execute	$valE \leftarrow 0 + valA$	Pass valA through ALU
xmmovl rA, D(rB)	Execute	$valE \leftarrow valB + valC$	Compute effective address
popq rA	Execute	$valE \leftarrow valB + 8$	Increment stack pointer
jXX Dest			No operation
call Dest			
Execute	$valE \leftarrow valB + -8$	Decrement stack pointer	
ret			
Execute	$valE \leftarrow valB + 8$	Increment stack pointer	

```

int alufun = [
    icode == IOPQ : ifun;
    1 : ALUADD;
];

```

- 40 -

CS:APP3e


Memory Logic

Memory

- Reads or writes memory word

Control Logic

- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data



- 41 -

CS:APP3e

Instruction Status

Control Logic

- stat: What is instruction status?

```
## Determine instruction status
int Stat = [
    imem_error || dmem_error : SADR;
    !instr_valid: SINS;
    icode == IHALT : SHLT;
    1 : SAOK;
];
```

- 42 -

CS:APP3e

Memory Address

OPq rA, rB	No operation
Memory	
xmmovq rA, D(rB)	
Memory	Write value to memory
M ₈ [valE] ← valA	
popq rA	
Memory	Read from stack
valM ← M ₈ [valA]	
jXX Dest	No operation
Memory	
call Dest	
Memory	Write return value on stack
M ₈ [valE] ← valP	
ret	
Memory	Read return address
valM ← M ₈ [valA]	

```
int mem_addr = [
    icode in { IRMMOVQ, IPUSHQ, ICALL, IMRMOVQ } : valE;
    icode in { IPOPQ, IRET } : valA;
    # Other instructions don't need address
];
```

- 43 -

CS:APP3e

Memory Read

OPq rA, rB	No operation
Memory	
xmmovq rA, D(rB)	
Memory	Write value to memory
M ₈ [valE] ← valA	
popq rA	
Memory	Read from stack
valM ← M ₈ [valA]	
jXX Dest	No operation
Memory	
call Dest	
Memory	Write return value on stack
M ₈ [valE] ← valP	
ret	
Memory	Read return address

bool mem_read = icode in { IRMMOVQ, IPOPQ, IRET };


- 44 -

CS:APP3e

PC Update Logic

New PC

- Select next value of PC



- 45 -

CS:APP3e

PC Update

OPq rA, rB	Update PC
PC update	PC ← valP
xmmovq rA, D(rB)	Update PC
PC update	PC ← valP
popq rA	Update PC
PC update	PC ← valP
jXX Dest	Update PC
PC update	PC ← Cnd ? valC : valP
call Dest	Set PC to destination
PC update	PC ← valC
ret	
PC update	PC ← valM

```
int new_pc = [
    icode == ICALL : valC;
    icode == IJXX && Cnd : valC;
    icode == IRET : valM;
    1 : valP;
];
```

- 46 -

CS:APP3e

SEQ Operation

State

- PC register
 - Cond. Code register
 - Data memory
 - Register file
- All updated as clock rises*


Combinational Logic

- ALU
- Control logic
- Memory reads
 - Instruction memory
 - Register file
 - Data memory

- 47 -

CS:APP3e

SEQ Operation #2



- 48 -

CS:APP3e


SEQ Operation #3

- state set according to second `imovq` instruction
- combinational logic generates results for `addq` instruction

- 49 -

CS:APP3e

SEQ Operation #4



- 50 -

CS:APP3e

SEQ Operation #5

- state set according to `addq` instruction
- combinational logic generates results for `je` instruction

- 51 -

CS:APP3e

SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- Too slow to be practical
- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle

- 52 -

CS:APP3e