

## Computer Architecture: Instruction Set Architecture

CSci 2021: Machine Architecture and Organization  
October 24th-26th, 2018

Your instructor: Stephen McCamant

Based on slides originally by:  
Randy Bryant, Dave O'Hallaron


- 1 -

CS:APP3e

## Instruction Set Architecture

### Assembly Language View

- Processor state
  - Registers, memory, ...
- Instructions
  - addq, pushq, ret, ...
  - How instructions are encoded as bytes




### Layer of Abstraction

- Above: how to program machine
  - Processor executes instructions in a sequence
- Below: what needs to be built
  - Use variety of tricks to make it run fast
  - E.g., execute multiple instructions simultaneously

- 2 -

CS:APP3e

## Y86-64 Processor State



- Program Registers
  - 15 registers (omit %r15). Each 64 bits
- Condition Codes
  - Single-bit flags set by arithmetic or logical instructions
    - » ZF: Zero
    - SF: Negative
    - OF: Overflow
- Program Counter
  - Indicates address of next instruction
- Program Status
  - Indicates either normal operation or some error condition
- Memory
  - Byte-addressable storage array
  - Words stored in little-endian byte order

- 3 -

CS:APP3e

## Y86-64 Instruction Set #1

Byte	0	1	2	3	4	5	6	7	8	9
halt	0	0								
nop	1	0								
cmoveq rA, rB	2	f	rA	rB						
irmovq V, rB	3	0	F	rB						V
rmmovq rA, D(rB)	4	0	rA	rB						D
mrmovq D(rB), rA	5	0	rA	rB						D
OPq rA, rB	6	f	rA	rB						
jXX Dest	7	f								Dest
call Dest	8	0								Dest
ret	9	0								
pushq rA	A	0	rA	F						
popq rA	B	0	rA	F						

CS:APP3e

## Y86-64 Instructions

### Format

- 1–10 bytes of information read from memory
  - Can determine instruction length from first byte
  - Not as many instruction types, and simpler encoding than with x86-64
- Each accesses and modifies some part(s) of the program state

- 5 -

CS:APP3e

## Y86-64 Instruction Set #2

Byte	0	1	2	3	4	5	6
halt	0	0					
nop	1	0					
cmoveq rA, rB	2	f	rA	rB			
irmovq V, rB	3	0	F	rB			
rmmovq rA, D(rB)	4	0	rA	rB			
mrmovq D(rB), rA	5	0	rA	rB			
OPq rA, rB	6	f	rA	rB			
jXX Dest	7	f					Dest
call Dest	8	0					Dest
ret	9	0					
pushq rA	A	0	rA	F			
popq rA	B	0	rA	F			

CS:APP3e

## Y86-64 Instruction Set #3

Byte	0	1	2	3	4	5	6	7	8	9
halt	[0   0]									
nop	[1   0]									
cmoveXX rA, rB	[2   f   rA   rB]									
irmovq V, rB	[3   0   F   rB]	V								
rmmovq rA, D(rB)	[4   0   rA   rB]	D								
mrmovq D(rB), rA	[5   0   rA   rB]	D								
OPq rA, rB	[6   f   rA   rB]									
jXX Dest	[7   f   Dest]	Dest								
call Dest	[8   0   Dest]	Dest								
ret	[9   0]									
pushq rA	[A   0   rA   F]									
popq rA	[B   0   rA   F]									
	-7-									

## Y86-64 Instruction Set #4

Byte	0	1	2	3	4	5	6	7
halt	[0   0]							
nop	[1   0]							
cmoveXX rA, rB	[2   f   rA   rB]							
irmovq V, rB	[3   0   F   rB]	V						
rmmovq rA, D(rB)	[4   0   rA   rB]	D						
mrmovq D(rB), rA	[5   0   rA   rB]	D						
OPq rA, rB	[6   f   rA   rB]							
jXX Dest	[7   f   Dest]	Dest						
call Dest	[8   0   Dest]	Dest						
ret	[9   0]							
pushq rA	[A   0   rA   F]							
popq rA	[B   0   rA   F]							
	-8-							

CS:APP3e

## Encoding Registers

Each register has a 4-bit ID

%rax	0	%rbx	8
%rcx	1	%rs9	9
%rdx	2	%r10	A
%rbx	3	%r11	B
%rsp	4	%r12	C
%rbp	5	%r13	D
%rsi	6	%r14	E
%rdi	7	No Register	F

- Same encoding as in x86-64

Register ID 15 (0xF) indicates “no register”


- Will use this in our hardware design in multiple places

- 9 -

CS:APP3e

## Instruction Example

### Addition Instruction



- Add value in register rA to that in register rB
  - Store result in register rB
  - Note that Y86-64 only allows addition to be applied to register data
- Set condition codes based on result
- e.g., addq %rax,%rsi Encoding: 60 06
- Two-byte encoding
  - First indicates instruction type
  - Second gives source and destination registers

- 10 -

CS:APP3e

## Arithmetic and Logical Operations

Instruction Code	Function Code
Add	[Add] [6   0   rA   rB]
Subtract (rA from rB)	[Sub] [6   1   rA   rB]
And	[And] [6   2   rA   rB]
Exclusive-Or	[Xor] [6   3   rA   rB]

- Refer to generically as “OPq”
- Encodings differ only by “function code”
  - Low-order 4 bits in first instruction word
- Set condition codes as side effect

- 11 -

CS:APP3e

## Move Operations

Register → Register
rmovq rA, rB [2   0]
Immediate → Register
irmovq V, rB [3   0   F   rB] V
Register → Memory
rmmovq rA, D(rB) [4   0   rA   rB] D
Memory → Register
mrmovq D(rB), rA [5   0   rA   rB] D

- Like the x86-64 movq instruction
- Simpler format for memory addresses
- Give different names to keep them distinct

- 12 -

CS:APP3e

## Move Instruction Examples

X86-64

`movq $0xabcd, %rdx`

Y86-64

`irmovq $0xabcd, %rdx`

Encoding: 30 82 cd ab 00 00 00 00 00 00

`movq %rsp, %rbx`

`rmmovq %rsp, %rbx`

Encoding: 20 43

`movq -12(%rbp),%rcx`

`mrmovq -12(%rbp),%rcx`

Encoding: 50 15 f4 ff ff ff ff ff ff ff

`movq %rsi,0x41c(%rsp)`

`rmmovq %rsi,0x41c(%rsp)`

Encoding: 40 64 1c 04 00 00 00 00 00 00 00

- 13 -

CS:APP3e

## Conditional Move Instructions

Move Unconditionally

`rrmovq rA, rB`

`[2 | 0 | rA | rB]`

Move When Less or Equal

`cmovele rA, rB`

`[2 | 1 | rA | rB]`

Move When Less

`cmove lrA, rB`

`[2 | 2 | rA | rB]`

Move When Equal

`cmove rA, rB`

`[2 | 3 | rA | rB]`

Move When Not Equal

`cmove ne rA, rB`

`[2 | 4 | rA | rB]`

Move When Greater or Equal

`cmovege rA, rB`

`[2 | 5 | rA | rB]`

Move When Greater

`cmoveg rA, rB`

`[2 | 6 | rA | rB]`

- Refer to generically as "cmovXX"

- Encodings differ only by "function code"

- Based on values of condition codes

- Variants of `rrmovq` instruction

- (Conditionally) copy value from source to destination register

- 14 -

CS:APP3e

## Jump Instructions

Jump (Conditionally)

<code>jxx Dest</code>	<code>[7   fn  </code>	<code>Dest</code>
-----------------------	------------------------	-------------------

- Refer to generically as "jXX"
- Encodings differ only by "function code" fn
- Based on values of condition codes
- Same as x86-64 counterparts
- Encode full destination address
  - Unlike PC-relative addressing seen in x86-64

- 15 -

CS:APP3e

## Jump Instructions

Jump Unconditionally

`jmp Dest`

`[7 | 0 | Dest]`

Jump When Less or Equal

`jle Dest`

`[7 | 1 | Dest]`

Jump When Less

`j1 Dest`

`[7 | 2 | Dest]`

Jump When Equal

`je Dest`

`[7 | 3 | Dest]`

Jump When Not Equal

`jne Dest`

`[7 | 4 | Dest]`

Jump When Greater or Equal

`jge Dest`

`[7 | 5 | Dest]`

Jump When Greater


`jg Dest`

`[7 | 6 | Dest]`

- 16 -

CS:APP3e

## Y86-64 Program Stack



- Region of memory holding program data
- Used in Y86-64 (and x86-64) for supporting procedure calls
- Stack top indicated by `%rsp`
  - Address of top stack element
- Stack grows toward lower addresses
  - Top element is at highest address in the stack
  - When pushing, must first decrement stack pointer
  - After popping, increment stack pointer

- 17 -

CS:APP3e

## Stack Operations

`pushq rA`

`[A | 0 | rA | F]`

- Decrement `%rsp` by 8
- Store word from `rA` to memory at `%rsp`
- Like x86-64

`popq rA`

`[B | 0 | rA | F]`

- Read word from memory at `%rsp`
- Save in `rA`
- Increment `%rsp` by 8
- Like x86-64

- 18 -

CS:APP3e

## Subroutine Call and Return

call Dest	8   0	Dest
-----------	-------	------

- Push address of next instruction onto stack
- Start executing instructions at Dest
- Like x86-64

ret	9   0
-----	-------

- Pop value from stack
- Use as address for next instruction
- Like x86-64

- 19 -

CS:APP3e

## Miscellaneous Instructions

nop	1   0
-----	-------

- Don't do anything

halt	0   0
------	-------

- Stop executing instructions
- x86-64 has comparable instruction, but can't execute it in user mode
- We will use it to stop the simulator
- Encoding ensures that program hitting memory initialized to zero will halt

- 20 -

CS:APP3e

## Status Conditions

Mnemonic	Code
AOK	1

- Normal operation

Mnemonic	Code
HLT	2

- Halt instruction encountered

Mnemonic	Code
ADR	3

- Bad address (either instruction or data) encountered

Mnemonic	Code
INS	4

- Invalid instruction encountered

### Desired Behavior

- If AOK, keep going
- Otherwise, stop program execution

- 21 -

CS:APP3e

## Writing Y86-64 Code

### Try to Use C Compiler as Much as Possible

- Write code in C
- Compile for x86-64 with `gcc -Og -S`
- Transliterate into Y86-64
- Modern compilers make this more difficult, alas*

### Coding Example

- Find number of elements in null-terminated list

```
int len1(int a[]);
a -> [5043
      6125
      7395
      0]
```

⇒ 3

- 22 -

CS:APP3e

## Y86-64 Code Generation Example

### First Try

- Write typical array code

```
/* Find number of elements in
   null-terminated list */
long len(long a[])
{
    long len;
    for (len = 0; a[len]; len++)
        ;
    return len;
}
```

- Compile with `gcc -Og -S`

### Problem

- Hard to do array indexing on Y86-64
  - Since don't have scaled addressing modes

```
L3:
    addq $1,%rax
    cmpq $0, (%rdi,%rax,8)
    jne L3
```

- 23 -

CS:APP3e

## Y86-64 Code Generation Example #2

### Second Try

- Write C code that mimics expected Y86-64 code

```
long len2(long *a)
{
    long ip = (long) a;
    long val = *(long *) ip;
    long len = 0;
    while (val) {
        ip += sizeof(long);
        len++;
        val = *(long *) ip;
    }
    return len;
}
```

- 24 -

CS:APP3e

### Result

- Compiler generates exact same code as before!
- Compiler converts both versions into same intermediate form

## Y86-64 Code Generation Example #3

```

len:
    irmovq $1, %r8      # Constant 1
    irmovq $8, %r9      # Constant 8
    irmovq $0, %rax     # len = 0
    mrmovq (%rdi), %rdx # val = *a
    andq %rdx, %rdx    # Test val
    je Done             # If zero, goto Done

Loop:
    addq %r8, %rax     # len++
    addq %r9, %rdi     # a++
    mrmovq (%rdi), %rdx # val = *a
    andq %rdx, %rdx    # Test val
    jne Loop            # If !0, goto Loop

Done:
    ret

```

Register	Use
%rdi	a
%rax	len
%rdx	val
%r8	1
%r9	8

- 25 -

CS:APP3e

## Y86-64 Sample Program Structure #1

```

init:          # Initialization
    ...
    call Main
    halt

    .align 8      # Program data
array:
    ...

Main:         # Main function
    ...
    call len   ...

len:          # Length function
    ...
    .pos 0x100  # Placement of stack
Stack:

```

- Program starts at address 0
- Must set up stack
  - Where located
  - Pointer values
  - Make sure don't overwrite code!
- Must initialize data

- 26 -

CS:APP3e

## Y86-64 Program Structure #2

```

init:
    # Set up stack pointer
    irmovq Stack, %rsp
    # Execute main program
    call Main
    # Terminate
    halt

# Array of 4 elements + terminating 0
.align 8
Array:
    .quad 0x000d000d000d000d
    .quad 0x00c00c000c000c0
    .quad 0xb000b000b000b00
    .quad 0xa00a000a000a000
    .quad 0

```

- Program starts at address 0
- Must set up stack
- Must initialize data
- Can use symbolic names

- 27 -

CS:APP3e

## Y86-64 Program Structure #3

```

Main:
    irmovq array,%rdi
    # call len(array)
    call len
    ret

```

### Set up call to len

- Follow x86-64 procedure conventions
- Push array address as argument

- 28 -

CS:APP3e

## Assembling Y86-64 Program

unix> yas len.y

- Generates “object code” file len.yo
- Actually looks like disassembler output

```

0x054: 30f8010000000000000000 | len:
0x054: 30f9080000000000000000 |    irmovq $1, %r8      # Constant 1
0x054: 30f9080000000000000000 |    irmovq $8, %r9      # Constant 8
0x068: 30f0000000000000000000 |    irmovq $0, %rax     # len = 0
0x072: 5027000000000000000000 |    mrmovq (%rdi), %rdx # val = *a
0x07c: 6222                 |    andq %rdx, %rdx    # Test val
0x07e: 73a0000000000000000000 |    je Done             # If zero, goto Done
0x087:
0x087: 6080                 | Loop:
0x087: 6080                 |    addq %r8, %rax    # len++
0x089: 6097                 |    addq %r9, %rdi    # a++
0x08b: 5027000000000000000000 |    mrmovq (%rdi), %rdx # val = *a
0x095: 6222                 |    andq %rdx, %rdx    # Test val
0x097: 7487000000000000000000 |    jne Loop            # If !0, goto Loop
0x0a0:
0x0a0: 90                  | Done:
0x0a0: 90                  |    ret

```

- 29 -

CS:APP3e

## Simulating Y86-64 Program

unix> yis len.yo

- Instruction set simulator
  - Computes effect of each instruction on processor state
  - Prints changes in state from original

```

Stopped in 33 steps at PC = 0x13. Status 'HLT', CC Z=1 S=0 O=0
Changes to registers:
%rax: 0x0000000000000000 0x0000000000000004
%rsp: 0x0000000000000000 0x0000000000000010
%rdi: 0x0000000000000000 0x0000000000000038
%r8: 0x0000000000000000 0x0000000000000001
%r9: 0x0000000000000000 0x0000000000000008

Changes to memory:
0x00f0: 0x0000000000000000 0x0000000000000053
0x00f8: 0x0000000000000000 0x0000000000000013

```

- 30 -

CS:APP3e

## Chimeln break: missing in Y86-64

The following x86-64 instructions don't exist in Y86-64.

Which one would be hardest to replace with a sequence of Y86-64 instructions?

- notq
- negq
- testq
- jae
- shlq
- shrq
- leaq <https://chimein.cla.umn.edu/course/view/2021>
- jmp \*%rax

- 31 -

## CISC Instruction Sets

- Complex Instruction Set Computer
- IA32 is example

### Stack-oriented instruction set

- Use stack to pass arguments, save program counter
- Explicit push and pop instructions

### Arithmetic instructions can access memory

- addq %rax, 12(%rbx,%rcx,8)
- requires memory read and write
- Complex address calculation

### Condition codes

- Set as side effect of arithmetic and logical instructions

### Philosophy

- Add instructions to perform "typical" programming tasks

- 33 -

CS:APP3e

## RISC Instruction Sets

- Reduced Instruction Set Computer
- Internal project at IBM, later popularized by Hennessy (Stanford) and Patterson (Berkeley)

### Fewer, simpler instructions

- Might take more to get given task done
- Can execute them with small and fast hardware

### Register-oriented instruction set

- Many more (typically 32) registers
- Use for arguments, return pointer, temporaries

### Only load and store instructions can access memory

- Similar to Y86-64 mrmovq and rmmovq

### No Condition codes

- Test instructions return 0/1 in register

- 34 -

CS:APP3e

## MIPS Registers

\$0	\$0	Constant 0	\$16	\$s0	Callee Save Temp.
\$1	\$at	Reserved Temp.	\$17	\$s1	
\$2	\$v0	Return Values	\$18	\$s2	
\$3	\$v1		\$19	\$s3	
\$4	\$a0		\$20	\$s4	
\$5	\$a1	Procedure arguments	\$21	\$s5	
\$6	\$a2		\$22	\$s6	
\$7	\$a3		\$23	\$s7	
\$8	\$t0		\$24	\$s8	Caller Save Temp.
\$9	\$t1		\$25	\$t9	
\$10	\$t2		\$26	\$k0	Reserved for Operating Sys
\$11	\$t3	Caller Save Temporaries:	\$27	\$k1	Global Pointer
\$12	\$t4	May be overwritten by called procedures	\$28	\$gp	Stack Pointer
\$13	\$t5		\$29	\$sp	Caller Save Temp
\$14	\$t6		\$30	\$s9	Return Address
\$15	\$t7		\$31	\$ra	

- 35 -

CS:APP3e

## MIPS Instruction Examples

### R-R

Op	Ra	Rb	Rd	00000	Fn
addu \$3,\$2,\$1					# Register add: \$3 = \$2+\$1

### R-I

Op	Ra	Rb	Immediate
addu \$3,\$2, 3145			# Immediate add: \$3 = \$2+3145

sll \$3,\$2,2 # Shift left: \$3 = \$2 << 2

### Branch

Op	Ra	Rb	Offset
beq \$3,\$2,dest			# Branch when \$3 = \$2

### Load/Store

Op	Ra	Rb	Offset
lw \$3,16(\$2)			# Load Word: \$3 = M[\$2+16]

sw \$3,16(\$2) # Store Word: M[\$2+16] = \$3

- 36 -

CS:APP3e

## CISC vs. RISC

### Original Debate

- Strong opinions!
- CISC proponents---easy for compiler, fewer code bytes
- RISC proponents---better for optimizing compilers, can make run fast with simple chip design

### Current Status

- For desktop processors, choice of ISA not a technical issue
  - With enough hardware, can make anything run fast
  - Code compatibility more important
- x86-64 adopted many RISC features
  - More registers; use them for argument passing
- For embedded processors, RISC makes sense
  - Smaller, cheaper, less power
  - Most cell phones use ARM processors

- 37 -

CS:APP3e

## Summary

### Y86-64 Instruction Set Architecture

- Similar state and instructions as x86-64
- Simpler encodings
- Somewhere between CISC and RISC

### How Important is ISA Design?

- Less now than before
  - With enough hardware, can make almost anything go fast